University/ Academy: Arab Academy for Science and Technology \& Maritime Transport
Faculty/ Institute: College of Computing and Information Technology
Program: Computer Science / Information Systems / Software Engineering
Form No. (12)

## Course Specification

## 1- Course Data

| Course Code: <br> CE216 Course Title: Digital Logic Design | Academic Year/ Level: <br> Year 2 / Semester 3 |  |
| :--- | :--- | :---: |
| Specialization: <br> Computer Science | No. of I nstructional Units: <br> 2 hrs lecture 2 hrs lab 2 hrs section | Lecture: |


| 2- Course Aim | This course aims to develop engineering skills in the design and analysis of digital logic circuits with applications to digital computer. It covers: Number systems, binary arithmetic and codes, logic gates, Boolean algebra and logic simplifications, Design and realization of combinational circuits, Functions of combinational circuits logic: FlipFlops, analysis design and realization of counters, analysis and realization of shift registers, Computer - aided engineering |
| :---: | :---: |
| 3-I ntended Learning Outcome: |  |
| a- Knowledge and Understanding | Students will be able to demonstrate knowledge of: <br> K1. Essential facts, concepts, principles and theories relating to computing and information and computer applications as appropriate to the program of study. <br> K4. Criteria and specifications appropriate to specific problems, and plan strategies for their solution. <br> K6. The current and underlying technologies that support computer processing and inter-computer communication. <br> - Define digital and analog concepts.(K1) <br> - Describe Logic levels and digital waveforms. .(K1) <br> - Describe various parameters of a pulse waveform and explain the basic logic operation. .(K1) <br> - List different number systems (Decimal, Binary, Octal and Hexadecimal). . K 1 ) <br> - Explain the conversion process between number systems. .(K1) <br> - Explain the binary arithmetic (addition, subtraction, multiplication and division) for signed and unsigned binary numbers. .(K1) <br> - List different codes (Gray code, Excess-3 code, Binary Coded Decimal). . K 1 ) <br> - Define the logic gate concept. (K4,K6) <br> - Describe different types of logic gates (AND, OR, NOT, NAND, Negative |


|  | OR, NOR, Negative AND, Exclusive OR and Exclusive NOR). (K4,K6) <br> - Describe laws and rules of Boolean algebra. (K4,K6) <br> - Explain how to simplify the Boolean expression using Boolean algebra technique. (K4,K6) <br> - Show the standard forms of Boolean expressions (Sum of Products form and Product of Sums form). (K4,K6) <br> - Explain how to simplify the Boolean expression using KARNAUGH map. (K4,K6) <br> - Describe the Universal Gates (NAND, NOR). (K4,K6) <br> - Describe the basic Adders (Half Adder and Full Adder) (K4,K6) <br> - Explain Binary Parallel Adder. (K4,K6) <br> - Describe Carry Look Ahead Adder. (K4,K6) <br> - Describe the comparator circuit. (K4,K6) <br> - Explain different types of Decoders and show their applications. (K4,K6) <br> - Explain different types of Encoders and show their applications. (K4,K6) <br> - Explain different types of Multiplexers and show their applications. (K4,K6) <br> - Explain different types of De-multiplexers and show their applications. (K4,K6) <br> - Explain different types of Latches (S-R Latch, Gated S-R Latch and Gated <br> D-Latch) and show their applications. (K4,K6) <br> - Explain different types of Edge Triggered Flip-Flops (S-R Flip-Flop) and show their applications. (K4,K6) <br> - Explain different types of Edge Triggered Flip-Flops (D Flip-Flop and J-K Flip-Flop) and show their applications. (K4,K6) <br> - Describe the asynchronous and synchronous binary counters. (K4,K6) <br> - Explain the synchronous counter design. (K4,K6) <br> - Explain the up/down counters. (K4,K6) <br> - Describe the shift register basics. (K4,K6) <br> - List the types of shift register (serial in/ serial out, serial in/ parallel out, parallel in/ serial out and parallel in / parallel out). (K4,K6) |
| :---: | :---: |
| b- Intellectual Skills | By the end of the course, the student acquires high skills and an ability to understand: <br> I2. Realize the concepts, principles, theories and practices behind computing and information as an academic discipline. <br> I11. Perform comparisons between (algorithms, methods, techniques...etc). <br> I13. Identify attributes, components, relationships, patterns, main ideas, and errors. <br> (Equivalent to I12 in the IS and SE departments) <br> Assess the period, frequency, Pulse Width and duty cycle for different waveforms. (I2) <br> - Apply the conversions of numbers from one number system to another one. (I2) <br> - Perform the binary arithmetic operations on the signed and unsigned binary numbers. (I2) <br> - Apply the code conversions from any certain code to another. (I2) <br> - Determine the truth table for each logic gate.(I2,I11,I13) <br> - Demonstrate the output waveforms for different logic gates. .(I2,I11,I13) <br> - Simplify Boolean expressions using Boolean algebra techniques.(I2) <br> - Apply DEMORGAN'S Theorems for Boolean expressions. .(I2) <br> - Construct the truth table for sum of products and product of sums. .(I2) <br> - Simplify Boolean expressions using KARNAUGH map. .(I2) <br> - Implement Boolean expressions using universal gates. .(I2) <br> - Construct the truth table for the Half and Full Adder. .(I2) <br> - Design Full Adder using Half Adder. (I2,I13) <br> - Design parallel adder. (I2,113) <br> - Demonstrate the output waveforms for parallel adder. (I2,I13) <br> - Demonstrate the internal architecture of the decoder. (I2,I13) <br> - Show how to expand the 3-8 Decoder to obtain the 4-16 Decoder. (I2,I13) <br> - Demonstrate the internal architecture of the Encoder. (I2,113) |


|  | - Show how to expand the 8-3 Encoder to obtain the 16-4 Encoder. (I2,I13) <br> - Demonstrate the internal architecture of the Multiplexer. ( 12,113 ) <br> - Show how to expand the 8-1 Multiplexer to obtain the 16-1 Multiplexer. <br> ( 12,113 ) <br> - Demonstrate the internal architecture of the DEMULTIPLXER. (I2,I13) <br> - Demonstrate the internal architecture of the S-R Latch. (111,I13) <br> - Determine the output waveform for S-R latch. (I11,I13) <br> - Demonstrate the internal architecture of the Gated S-R Latch. $(111,113)$ <br> - Determine the output waveform for Gated S-R latch. (111,I13) <br> - Demonstrate the internal architecture of the Gated D Latch. (I11,I13) <br> - Determine the output waveform for Gated D latch. ( $111, \mathrm{I} 13$ ) <br> - Demonstrate the internal architecture of the S-R flip-flop. ( 111,113 ) <br> - Determine the output waveform for S-R flip-flop. (111,I13) <br> - Demonstrate the internal architecture of the D flip-flop. ( 111,113 ) <br> - Determine the output waveform for D flip-flop. ( 111,113 ) <br> - Demonstrate the internal architecture of the J-K flip-flop. $(111,113)$ <br> - Determine the output waveform for J-K flip-flop. (I11,I13) <br> - Demonstrate the internal architecture of the asynchronous and synchronous counters. ( 111,113 ) <br> - Demonstrate the internal architecture of different types of shift registers. (111,I13) |
| :---: | :---: |
| c- Professional Skills | By the end of the course the student will have the ability to: <br> P1. Operate computing equipment, recognizing its logical and physical properties, capabilities and limitations. <br> P7. Assess the implications, risks or safety aspects involved in the operation of computing equipment within a specific context. <br> - Design 4X1 Multiplexer and 1X4 DEMULTIPLEXER. <br> - Design a DECADE counter. <br> - Design an irregular counter. <br> - Design the up/down counter. <br> - Connect a switch to a L.E.D on the breadboard to examine the effect of Binary 1 and Binary 0 on the L.E.D. <br> - Connect ICs that contain several Logic Gates and examine the output on the L.E.D. <br> - Connect the Half Adder and the Full Adder Circuits. <br> - Connect a 2-Bit Adder. <br> - Connect 1-Bit and 2-Bit Comparators. <br> - Connect BCD to 7-Segment Decoder/Driver (0 to 9) and examine the output on the 7 -segment display. <br> - Connect BCD to 7-Segment Decoder/Driver (A to F) and examine the output on the 7 -segment display. <br> - Connect BCD To 7-Segment Decoder/Driver (0 to F) and examine the output on the 7 -segment display. <br> - Connect the of 555 Timer Acts as Oscillator (ASTABLE State). <br> - Connect a 2-Bit Asynchronous Counter and examine the output on the 7segment display. |
| d- General Skills | Students will be able to: <br> G1. Demonstrate the ability to make use of a range of learning resources and to manage one's own learning. <br> G2. Show the use of information-retrieval. <br> G3. Demonstrate skills in group working, team management, time |



|  | Edition, Prentice Hall, 2005. |
| :--- | :--- |
| d- Periodicals, Web Sites, ..., etc. |  |

Course Instructor: Dr Waleed Fakhr

Sign

Head of Department: Dr Samah Senbel Sign

